# II B. Tech II Semester Regular Examinations, August - 2014 ELECTRONIC CIRCUIT ANALYSIS 

(Com. to ECE, EIE)
Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions <br> All Questions carry Equal Marks

1. a) Derive the equations for the current gain, input impedance, voltage gain and output impedance of an emitter follower operating at low frequencies in terms of common emitter h-parameters
b) Using Miller's theorem, prove that for a CE amplifier with resistive load the output voltage is $-g_{m} R_{L}$
( $8 \mathrm{M}+7 \mathrm{M}$ )
2. a) A Common source FET amplifier has a load resistance of $500 \mathrm{k} \Omega$. The ac drain resistance of the device is $100 \mathrm{k} \Omega$ and the transconductance is $0.8 \mathrm{mAV}^{-1}$. Calculate the voltage gain of the amplifier.
b) Draw the block diagrams of four types of negative feedback amplifier circuits and explain which amplifier can be used to get higher input impedance and lower output impedance with appropriate derivation
( $8 \mathrm{M}+7 \mathrm{M}$ )
3. a) Draw the circuit diagram of Colpitt's oscillator. Explain its disadvantages. How it is overcome with Clapp oscillator.
b) Prove that in an RC-phase shift oscillator, the minimum $\mathrm{h}_{\mathrm{fe}}$ required is 29 to sustain the frequency of oscillations
4. a) For a cascaded CE-CC configuration, the h-parameters are given as $h_{i e}=1 \mathrm{k} \Omega, \mathrm{h}_{\mathrm{re}}=10^{-4}$, $\mathrm{h}_{\mathrm{fe}}=50, \mathrm{hoe}=10^{-4} \mathrm{~A} / \mathrm{V}, \mathrm{h}_{\mathrm{ic}}=1 \mathrm{k} \Omega, \mathrm{h}_{\mathrm{rc}}=1, \mathrm{~h}_{\mathrm{fc}}=-51, \mathrm{~h}_{\mathrm{oc}}=10^{-4} \mathrm{~A} / \mathrm{V}$. Find the input and output impedances of the cascaded configuration
b) Derive the expressions for overall voltage gain, current gain and power gain, when two identical amplifier stages are cascaded
( $8 \mathrm{M}+7 \mathrm{M}$ )
5. a) Define $f_{\beta}$ and $f_{T}$ and also derive the relation between them
b) Given the following transistor measurement made at $\mathrm{I}_{\mathrm{c}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ce}}=10 \mathrm{~V}$ and at room temperature: $\mathrm{h}_{\mathrm{fe}}=100, \mathrm{~h}_{\mathrm{ie}}=600$ ohm, $\mathrm{Ai}=10$ at $10 \mathrm{MHz}, \mathrm{C}_{\mathrm{c}}=3 \mathrm{pF}$. Calculate $\mathrm{f}_{\beta}, \mathrm{f}_{\mathrm{T}}, \mathrm{C}_{\mathrm{e}}$, $\mathrm{r}_{\mathrm{b}, \mathrm{e}}$ and $\mathrm{r}_{\mathrm{bb}}$.
( $8 \mathrm{M}+7 \mathrm{M}$ )
6. a) Derive the efficiency of the class-B power amplifier. Though class-B single ended power amplifier efficiency is high, why it is not used in practical circuits? Explain in detail.
b) What are the disadvantages of using transformers in a push-pull amplifier? Explain a few techniques that eliminates the use of input transformers
( $8 \mathrm{M}+7 \mathrm{M}$ )
7. a) Compare single and double tuned amplifiers. Draw the circuit of double tuned amplifier and also explain how the frequency response of this amplifier is better than the single tuned amplifier
b) What is importance of stagger tuning? Explain briefly about stagger tuned amplifiers.
( $8 \mathrm{M}+7 \mathrm{M}$ )
8. a) Explain how overload protection is provided in series voltage regulator
b) Distinguish between series voltage regulator and shunt voltage regulator.
( $8 \mathrm{M}+7 \mathrm{M}$ )

# II B. Tech II Semester Regular Examinations, August - 2014 <br> ELECTRONIC CIRCUIT ANALYSIS 

(Com. to ECE, EIE)
Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions <br> All Questions carry Equal Marks

1. a) Derive the equation for voltage gain and input impedance of a common source JFET amplifier with the help of its circuit diagram and its equivalent circuit.
b) Calculate $A_{i} R_{i}, A_{v}, R_{o}$ for the CC amplifier circuit with CE h-parameters given by $h_{f e}=50$, $\mathrm{h}_{\mathrm{ie}}=1 \mathrm{k}, \mathrm{h}_{\mathrm{oe}}=50 \mathrm{k}$ also the resistance parameters given by $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, $\mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{R}_{1}=100 \mathrm{k} \Omega, \mathrm{R}_{2}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{E}}=1 \mathrm{k} \Omega$
2. a) Apply the method of feedback circuit analysis for a voltage series feedback amplifier and explain all steps with appropriate diagrams
b) Prove that negative feedback in amplifiers reduces the distortion and noise with appropriate equations
(7M+8M)
3. a) Derive the equation for frequency of oscillations of a FET RC-phase shift Oscillator and also derive condition for sustained oscillations.
b) Prove that the gain of Wien bridge oscillator using BJT amplifier must be at least 3 for the oscillations to occur.
(7M+8M)
4. a) Show that the input impedance and overall voltage gain of a Darlington pair is much larger compared to an individual CE amplifier with same transistor.
b) Derive the expression for current gain of a two stage RC coupled CE amplifiers
(7M+8M)
5. a) What is Giacelletto model of a transistor? Discuss about various parameters in the model.
b) Derive an expression for voltage gain of common source amplifier at high frequencies.
(7M+8M)
6. a) Explain how the power amplifiers are classified based on class of operation and also compare them
b) A single transistor is operating as an ideal class B amplifier with a 1-K load. A dc meter in the collector circuit reads 10 mA . How much signal power is delivered to the load?
7. a) Explain the operation of a single tuned amplifier circuit and its frequency Response.
b) Derive the efficiency of class C tuned amplifier and explain its operation
(7M+8M)
8. a) Distinguish between overload and over current protection in regulators?
b) Explain the operation of a Zener diode as a Voltage Regulator

# II B. Tech II Semester Regular Examinations, August - 2014 <br> ELECTRONIC CIRCUIT ANALYSIS 

(Com. to ECE, EIE)
Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions <br> All Questions carry Equal Marks

1. a) Derive the equation for the gain of a common emitter amplifier with emitter resistance and also explain the effect of emitter resistance on the gain
b) What is small signal model of a FET. Derive the relationship between small signal parameters of a FET.
(7M+8M)
2. a) An Amplifier with negative feedback gives an output of 12.5 V with an input of 1.5 V . When feedback is removed, it requires 0.25 V input for the same output. Find i) Value of voltage gain without feedback ii) Value of $\beta$, if the input and output are in phase and $\beta$ is real.
b) Explain the procedure to obtain the basic amplifier configuration without feedback but taking the loading of the feedback network into account
(7M+8M)
3. a) Derive the expression for frequency of oscillation of BJT phase-shift oscillator and explain its operation with neat circuit diagram
b) A crystal oscillator has the following parameters: $\mathrm{L}=0.33 \mathrm{H}, \mathrm{C}=0.065 \mathrm{pF}, \mathrm{C}=1.0 \mathrm{pF}$ and $\mathrm{R}=5.5 \mathrm{k} \Omega$. i) Find the series resonant frequency. ii) Find the Q of the crystal.
( $7 \mathrm{M}+8 \mathrm{M}$ )
4. a) What is frequency response of an amplifier? Draw the equivalent circuits of RC coupled amplifier at low and high frequencies and derive the expression for voltage gain.
b) Two FET based amplifiers with gains of 30 dB are cascaded together. Find the overall gain. Also find bandwidth of the overall circuit, if individual lower and higher 3 dB frequencies are 20 Hz and 20 kHz respectively.
( $7 \mathrm{M}+8 \mathrm{M}$ )
5. a) Draw the high frequency hybrid $\pi$ model of a BJT and explain the each parameter of the Model with appropriate equation.
b) Derive the equations for transconductance and input conductance of CE amplifier using high frequency model.
(7M+8M)
6. a) Derive the expression for Maximum efficiency and working of transformer coupled Class A Amplifier
b) Define collector circuit efficiency of a power amplifier and explain how total distortion can be reduced in a power amplifier through push-pull configuration.
( $7 \mathrm{M}+8 \mathrm{M}$ )
7. a) Show that for an "n" stage synchronously tuned amplifier, maximum. bandwidth is obtained when the single stage gain is 4.34 dB .
b)Explain how the stagger-tuned design is superior to synchronously tuned design in the design of a multistage amplifier?
( $7 \mathrm{M}+8 \mathrm{M}$ )
8. a) Describe the operation of a BJT series regulator and derive the equations for load and line regulations
b) List and explain current limiting techniques used in voltage regulators
( $7 \mathrm{M}+8 \mathrm{M}$ )

# II B. Tech II Semester Regular Examinations, August - 2014 <br> ELECTRONIC CIRCUIT ANALYSIS 

(Com. to ECE, EIE)
Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions <br> All Questions carry Equal Marks

1. a) An Emitter follower circuit has the following parameters $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~h}_{\mathrm{fe}}=50$, $\mathrm{h}_{\mathrm{ie}}=1 \mathrm{k} \Omega, \mathrm{h}_{\mathrm{oe}}=50 \mathrm{k} \Omega, \mathrm{R}_{1}=100 \mathrm{k} \Omega, \mathrm{R}_{2}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{E}}=10 \mathrm{k} \Omega$. Calculate $\mathrm{R}_{\mathrm{i}}, \mathrm{R}_{\mathrm{o}}, \mathrm{A}_{\mathrm{v}}$, and $\mathrm{A}_{\mathrm{i}}$ for the above circuit.
b) Derive an expression for the voltage gain of common source amplifier by using low frequency equivalent circuit.
(7M+8M)
2. a) An amplifier has a mid band gain of 125 and bandwidth of 250 kHz . If $4 \%$ negative feedback is introduced and the new bandwidth and gain.
b) Derive the equations for voltage gain, input impedance and output impedance of a CE amplifier with current-shunt negative feedback.
(7M+8M)
3. a) Find the capacitance C and $\mathrm{h}_{\mathrm{fe}}$ for the transistor Phase-Shift oscillator to provide a resonating frequency of 10 kHZ . Assume $\mathrm{R}_{1}=25 \mathrm{k} \Omega, \mathrm{R}_{2}=60 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{c}}=40 \mathrm{k} \Omega, \mathrm{R}=7.1 \mathrm{k} \Omega$ and $\mathrm{h}_{\mathrm{ie}}=1.8 \mathrm{k} \Omega$.
b) Explain barkhausen criterion for sustained oscillations and also explain how the criterion is satisfied in a BJT RC- Phase-Shift oscillator
(7M+8M)
4. a) For a Darlington pair the overall current gain and input impedance with an emitter resistance are given as $1130 \Omega$ and $1.2 \mathrm{M} \Omega$ respectively. Calculate the value of emitter resistance $R_{E}$.
b) Three identical stages of amplifiers cascaded with lower and upper cut off frequencies given by 300 Hz and 5 kHz respectively, compute the overall lower and higher cut off frequencies with appropriate equations.
(7M+8M)
5. a) The following low frequency parameters are known for a given transistor at $\mathrm{I}_{\mathrm{c}}=10 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{CE}}=5 \mathrm{~V}, \mathrm{~h}_{\mathrm{ie}}=500, \mathrm{~h}_{\mathrm{oe}}=10-5 \mathrm{~A} / \mathrm{V}, \mathrm{h}_{\mathrm{fe}}=100, \mathrm{~h}_{\mathrm{re}}=10-4$. At the same operating point $\mathrm{f}_{\mathrm{T}}=50 \mathrm{MHz}$, and $\mathrm{C}_{\mathrm{c}}=3 \mathrm{PF}$, compute the values of all the hybrid $-\pi$ parameters.
b) Draw the circuit of single stage RC coupled BJT amplifier. Discuss the effect of an emitter bypass capacitor on low frequency response.
(7M+8M)
6. a) Differentiate between push-pull and complementary-symmetry configurations of a class B power amplifier.
b) Explain the reasons for crossover distortion in class-B power amplifiers and suggest a suitable circuit for its minimization.
(7M+8M)
7. a) Explain the working of Single Tuned Amplifier with circuit diagram.
b) Explain the significance of various levels of coupling of transformer used in double tuned amplifiers with necessary diagrams.
( $7 \mathrm{M}+8 \mathrm{M}$ )
8. a) Explain the operation of BJT shunt voltage Regulator with the help of a neat circuit Diagram b)Explain short circuit and overload protections in a voltage regulator through relevant circuits.
(7M+8M)
